關注微信 意見反饋

掃描關注摩爾人半導體招聘

摩爾人招聘
對職位有興趣?上傳您的簡歷無需注冊,即可直接投遞您心儀的職位
芯原

Engineer/Sr. Engineer of SoC FE Flow(非應屆生職位)

收藏職位
  • 我要分享
  • 30萬-60萬/年
  • 上海
  • |
  • 5年以上
  • |
  • 本科
  • |
  • 全職

職位誘惑: 年終獎金,五險一金,福利好,成長空間大

五子棋游戏程序代码 www.jqrog.icu 發布時間: 前天發布

職位描述

Responsibilities:
1.Comprehend the SoC clock structure and working mode and prepare the SDC file for SoC design.
2.Prepare the DFT plan for the SoC design.
3.SCAN/MBIST/BSD insertion and synthesize methodology for Flatten / Hierarchical design.
4.Pre/Post simulation for test patterns.
5.Cooperate with timing engineer for timing signoff (STA).
6.Analog IP test implementation and simulation.
7.Support ATE engineer for chip testing debug, and analyze ATE log file to locate root cause of failure.
8.Formal check of RTL and netlist.
 
Requirements:
1.Bachelor's degree or above, major in EE, CS or relevant.
2.Above 5years work experience to the one with Bachelor's degree and above 3years with Master's degree is required for Senior Engineer position.
3.Skilled in SoC PPA, better for low power design.
4.Improve low test coverage to achieve higher coverage.
5.Skilled in csh/perl/tcl scripts.
6.Be familiar with concept of SoC and P&R physical implementation.
7.Fluent in both English and Chinese.
8.Good team work spirit.

職位發布者

芯原微

HR

7天

簡歷處理用時

96%

簡歷及時處理率

您還未登錄。已有賬號, 點此登錄,直接投遞

推薦朋友

一鍵投遞
欢乐生肖开奖结果 彩票快3选号技巧 pk10冠军稳杀一码 北京pk10官网 北京pk赛车技巧走势 时时彩(稳定版)计划 重庆时时全天计划群 欢乐打麻将 篮球赛 非凡炸金花手机版下载 看牌抢庄牛牛4张概率分析 至尊牌九安卓版下载 双色球载止时间 网站下载棋牌 我爱玩棋牌 百人炸金花怎么玩