Principal Design Engineer - FPGA
五子棋游戏程序代码 www.jqrog.icu 發布時間: 2019-07-19發布
Title: Principal Design Engineer
Responsible for designing and developing sub-systems and modules or components of hardware based verification products. In addition modifying, updating and productizing existing hardware based verification products. Perform as individual contributor on FPGA based design projects involving board design, RTL design, verification, productizing and documentation. Work on diverse problems related to FPGA design, simulation or verification issues.
The position requires BSEE, or equivalent, with a minimum of 5 yrs of industry experience in designing hardware systems.
Must have excellent communication skills, both written and verbal.
Technical expertise in FPGA design for either Altera or Xilinx products is required.
Experience in FPGA design methodologies including high speed design, serial protocols and FPGA timing closure is desired.
RTL design knowledge using Verilog is required along with experience in using RTL verification tools and flows.
Verification using with Cadence simulation products is desired.
Experience with scripting languages like Perl, TCL C-shell is strongly recommended.
Experience with PCB tools is also desired.